You are here

Publications

Found 35 results
Author Title Type [ Year(Asc)]
Filters: First Letter Of Last Name is M  [Clear All Filters]
2004
M. March, Garcia-Vidal, J., Cerdà-Alabern, L., Corbal, J., and Valero, M., Analysis of a High Performance DRAM/SRAM Memory Scheme for Fast Packet Buffers, in Proc. of the First Workshop on Productivity and Performance in High-End Computing (WEPA-1), in conjunction with HPCA-10, Madrid, Spain, 2004.
S. Aalto, van den Berg, H., Boucherie, R., Cerdà-Alabern, L., Imre, S., Kilpi, J., Meo, M., Mohorcic, M., and Staehele, D., COST-279 Midterm Report - Analysis and Design of Advanced Multiservice Networks Supporting Mobility, Multimedia and Internetworking, M. Menth, Ed. Roma, Italy: ARACNE, 2004, pp. 99–119.
S. Aalto, van den Berg, H., Boucherie, R., Cerdà-Alabern, L., Imre, S., Kilpi, J., Meo, M., Mohorcic, M., and Staehele, D., COST-279 Midterm Report - Analysis and Design of Advanced Multiservice Networks Supporting Mobility, Multimedia and Internetworking, M. Menth, Ed. Roma, Italy: ARACNE, 2004, pp. 99–119.
S. Aalto, van den Berg, H., Boucherie, R., Cerdà-Alabern, L., Imre, S., Kilpi, J., Meo, M., Mohorcic, M., and Staehele, D., COST-279 Midterm Report - Analysis and Design of Advanced Multiservice Networks Supporting Mobility, Multimedia and Internetworking, M. Menth, Ed. Roma, Italy: ARACNE, 2004, pp. 99–119.
J. Garcia-Vidal, March, M., Cerdà-Alabern, L., Corbal, J., and Valero, M., On the Design of Hybrid DRAM/SRAM Memory Schemes for Fast Packet Buffers, in Proc. of the IEEE High Performance Switching and Routing (HPSR), Phoenix, Arizona, USA, 2004, pp. 15–19.
1997
F. Panken, Barcelo-Ordinas, J. M., Miah, B., and Winstanley, S., Investigations on delay and CDV in an ATM-based optical access network, in IEEE ATM Workshop 1997. Proceedings, Lisboa, Portugal, 1997, pp. 467–476.

Pages